Date: | Sat, 26 Jan 2008 15:42:15 +0800 |
---|---|
From: | "Cihat Basol" <cihatbas@xxxxxxxxxxxxxxx> |
Subject: | [Gems-users] Shared memory access on multicores |
Hi, What happens in simics (i.e. sunfire machine configuration without timing model) when more than one processor has a memory access to a shared-memory at the same cycle? What if the access is for the exact location in the shared memory? Does simics assume every processor can freely access any memory and location as if it is only one accessing everything including the bus? Does memory access requires bus access in simics? If yes, how does the arbitration happens when multi processors connected to the same bus, performing a memory access? Thanks, Cihat. |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [Gems-users] Question about making ruby, Guoqiang Yang |
---|---|
Next by Date: | Re: [Gems-users] Shared memory access on multicores, Dan Gibson |
Previous by Thread: | Re: [Gems-users] ruby problems, Dan Gibson |
Next by Thread: | Re: [Gems-users] Shared memory access on multicores, Dan Gibson |
Indexes: | [Date] [Thread] |