Mailing List ArchivesPublic Access |
![[Computer Systems Lab]](https://www-auth.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesPublic Access |
|
| Date: | Fri, 28 Nov 2008 17:56:58 -0500 |
|---|---|
| From: | "Ashwath Narasimhan" <nashwath@xxxxxxxxx> |
| Subject: | [Gems-users] L1 Cache Invalidation |
|
Hi, How can i know if the L1 cache block for a particular processor is invalid due to modification of a word in the same block by another processor? Where in code should I look at to tap this ? regards, ashwath |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | Re: [Gems-users] Fast Path misses, Dan Gibson |
|---|---|
| Next by Date: | Re: [Gems-users] L1 Cache Invalidation, Xuehai Qian |
| Previous by Thread: | Re: [Gems-users] gems suitability, Dan Gibson |
| Next by Thread: | Re: [Gems-users] L1 Cache Invalidation, Xuehai Qian |
| Indexes: | [Date] [Thread] |