Mailing List ArchivesPublic Access |
![[Computer Systems Lab]](https://www-auth.cs.wisc.edu/pics/csl_logo.gif){kind=logo}
|
Mailing List ArchivesPublic Access |
|
| Date: | Sat, 18 Oct 2008 02:01:53 -0400 |
|---|---|
| From: | "Carole-Jean Wu" <carolewu@xxxxxxxxxxxxx> |
| Subject: | [Gems-users] cache reference and its associated processor id |
|
Hello,
I have a 16-core CMP system setup with private L1 caches and a shared L2 cache, and I would like to have information about which core a memory reference in L2 is issued. Does anyone know how I can get this information? Even knowing how to get the m_version of the associated L1's sequencer will help. Thanks in advance! Carole |
| [← Prev in Thread] | Current Thread | [Next in Thread→] |
|---|---|---|
| ||
| Previous by Date: | Re: [Gems-users] setting L2 cache latency in MOESI_CMP_directory_m, Niket Agarwal |
|---|---|
| Next by Date: | [Gems-users] creation of basic block vector (bbv), Dimitris Kaseridis |
| Previous by Thread: | [Gems-users] Cache miss rate, Zhang Yu |
| Next by Thread: | Re: [Gems-users] cache reference and its associated processor id, Jayaram Bobba |
| Indexes: | [Date] [Thread] |