Mailing List Archives

Public Access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[Gems-users] banked cache questions

Date: Thu, 31 Mar 2011 22:06:58 -0400
From: Meng Zhang <mz28@xxxxxxxx>
Subject: [Gems-users] banked cache questions
Hi, 
I would like to know in a multiple CMP system, whether it is possible to implement a banked L3 cache which is shared by all chips. That is to say, each chip is attached to one or several banks of the cache. I know the common way in GEMS is to have a banked L2 cache shared by all processors in a single chip. But I need a L3 cache shared by all chips. Thanks for any hint on this!

--
Regards,
Meng
[← Prev in Thread] Current Thread [Next in Thread→]
  • [Gems-users] banked cache questions, Meng Zhang <=
Previous by Date:  Re: [Gems-users] Sequencer::isReady - one request type per address?, Philip Garcia
Next by Date:  , (nil)
Previous by Thread:  [Gems-users] Adding new Controller to coherence protocol, sandeep
Next by Thread:  [Gems-users] Can the confio_t::writeConfiguration(...) save the processor state?, Yu Jiaxin
Indexes:  [Date] [Thread]