On Sat, 21 Oct 2006, Mike Marty wrote:
Each SimicsProcessor attaches to a Sequencer which issues requests to an L1
cache controller.
The number of L1s certainly does not need to match the PROCS_PER_CHIP
parameter.
But in RubyConfig.h the number of L1 Cache per chip returned by using
following function calls. Isn't it the reverse what you are saying? Am I
missing something?
static int L1CachePerChipBits() { return procsPerChipBits() ; } // L1s != processors not currently supported
static int numberOfL1CachePerChip() { return numberOfProcsPerChip(); } // L1s != processors not currently supported
Thanks.
--------
Hemayet Hossain
|