[Gems-users] Counting CPU L2-Accesses

[Artur Podobas <apodobas@xxxxxxxxx>]

Hi

Im currently running GEMS/RUBY under Simics simulating a system using the MSI_MOSI_CMP_directory. I have embedded some code to calculate the L1_Cache requests (misses and hits) from the local processor, but since the L2 Cache is shared amongst the entire chip, is there any possibility to record the L2 accesses (ie L1 misses) from a specific CPU to the shared L2 cache?

Best regards

Gray