Date: | Tue, 20 Dec 2011 13:19:53 +0800 (CST) |
---|---|
From: | lisa890608 <lisa890608@xxxxxxx> |
Subject: | [Gems-users] 来自lisa890608的邮件 |
As we know L1Cache is split into ICache an DCache.I want to know if L2 cache can tell instruction and data apart?and what does the parameter "bool m_is_instruction_cache" in cacheMemory.h mean?any help will be appreciated. Thanks alot |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [Gems-users] Gems pre-Patched version for Simics 4, mostafa m hassan |
---|---|
Next by Date: | Re: [Gems-users] 来自lisa890608的邮件, abhisekpan@xxxxxxxxx |
Previous by Thread: | , (nil) |
Next by Thread: | Re: [Gems-users] 来自lisa890608的邮件, abhisekpan@xxxxxxxxx |
Indexes: | [Date] [Thread] |