[Gems-users] Main Memory data block representation


Date: Tue, 31 May 2011 23:20:36 -0400
From: Hui Zhao <hzhao5@xxxxxxxxx>
Subject: [Gems-users] Main Memory data block representation
Hi
   I have a question about the main memory structure in Ruby, I hope someone familiar with this topic can help answer my question. After reading the code, it appears to me that there is no real data representations in main memory similar to the Caches. In Caches, we have subblocks, datablocks and cache entries, but in main memory, only latencies of access is simulated by enqueue and dequeue operations. No real data structure exist for representing data of cache blocks. Am I correct?

Thanks 
[← Prev in Thread] Current Thread [Next in Thread→]