[Sigarch-members] SIGARCH-MSG: 1st July 2007 Digest of SIGARCH Messages


Date: Mon, 2 Jul 2007 10:07:23 -0500
From: "Doug Burger" <dburger@xxxxxxxxxxxxx>
Subject: [Sigarch-members] SIGARCH-MSG: 1st July 2007 Digest of SIGARCH Messages
This is the 1st July 2007 Digest of SIGARCH Messages (sigarch-jul07a):

* Hot Chips 2007 Call for Participation: Hot Chips 2007, August 19-21, 2007
  Stanford University; Palo Alto, California
  http://www.hotchips.org
  Submitted by Alan Smith <smith@xxxxxxxxxxxxxxxxx>

* ANCS 2007 Call for Papers: The 3rd ACM/IEEE Symposium on Architectures
  for Networking and Communications Systems
  http://www.ancsconf.org
  Submitted by Laxmi N. Bhuyan <bhuyan@xxxxxxxxxx>

* Grant Applications Deadline for SC07 Conference Broader Engagement Initiative
  http://sc07.supercomp.org/
  Submitted by Irene Frawley <frawley@xxxxxxxxxx>

* PPoPP 2008 Call for Papers: 13th ACM SIGPLAN Symposium on Principles and 
  Practice of Parallel Programming
  http://research.ihost.com/ppopp08/cfp.html
  Submitted by Calin Cascaval <cascaval@xxxxxxxxxx>

--Doug Burger
SIGARCH Information Director
infodir_SIGARCH@xxxxxxx

* Archive: http://lists.cs.wisc.edu/archive/sigarch-members/
* Web pages: http://www.cs.wisc.edu/~arch/www/, http://www.acm.org/sigarch/
* To remove yourself from the SIGARCH mailing list:
  mail listserv@xxxxxxx with message body: unsubscribe SIGARCH-MEMBERS

-----------------------------------------------------------------
Doug Burger			  Office:	       3.432 ACES
Associate Professor		  Phone:	     512-471-9795
Department of Computer Sciences	  Assistant:	     512-232-7460
The University of Texas at Austin Fax:		     512-232-1413
1 University Station, #C0500	  E-mail:   dburger@xxxxxxxxxxxxx
Austin, TX 78712-1188 USA	  www.cs.utexas.edu/users/dburger
----------------------------------------------------------------------
----------------------------------------------------------------------

* Hot Chips 2007 Call for Participation: Hot Chips 2007, August 19-21, 2007
  Stanford University; Palo Alto, California


		      HOT Chips 19 ADVANCE PROGRAM


                   A Symposium on High-Performance Chips
                 August 19-21, 2006, Memorial Auditorium,
                Stanford University, Palo Alto, California   


HOT Chips brings together designers and architects of high-performance
chips, software, and systems. Presentations focus on up-to-the-minute
real developments. This symposium is the primary forum for engineers and
researchers to highlight their leading-edge designs.  Three full days of
tutorials and technical sessions will keep you on top of the industry.


See  http://www.hotchips.org  for registration information, local
arrangements, location, etc.


            ------------------------------------------------
                         Sunday, August 19, 2007
            ------------------------------------------------


Morning Tutorial:
 Approaches to System Design for the Working Engineer
  Part 1 ASICs and ASSPs - David Witt (Texas Instruments)
  Part 2 FPGAs, from Glue Logic to Systems Components: Twenty Years of FPGA Evolution 
         - Peter Alfke (Xilinx) 
  Part 3 Exploiting Chip-Level Processor Heterogeneity through Fine-Grained Reconfigurable 
         Interactions
         - Shephard Siegel (Mercury Computer Systems)


Lunch


Afternoon Tutorial
 Enterprise Power and Cooling: A Chip-to-Data Center Perspective
   Chandrakant Patel           (HP Labs)
   Parthasarathy Ranganathan   (HP Labs)
     Part I: Background
     Part II: Cooling: A Chip-core to Cooling-Tower Perspective
     Part III: Power: From Chips to Data Centers
     Part IV: Case Study and Future Directions




      ------------------------------------------------
                   Monday, August 20, 2007
      ------------------------------------------------


Opening Remarks


IBM Power6
       * Fault-Tolerant Design of the IBM POWER6 Microprocessor (IBM) 
       * System Performance Scaling of IBM POWER6 Based Servers (IBM) 
       * The Third Generation of IBM's Elastic Interface (EI-3) Implementation on  
         POWER6(TM) (IBM)  


Keynote 1:   Vernor Vinge, computer scientist and science fiction writer who has novelized 
             potential interactions between machines and humans, author of True Names and 
             Rainbows End. 


Lunch


Multi-core & Parallelism A
       * NVIDIA GeForce 8800 GPU (NVIDIA)
       * The NVIDIA GPU Parallel Computing Architecture (NVIDIA)
       * Performance Insights of Executing Non-Graphics Applications on the NVIDIA 
         GeForce 8800(TM) and the CUDA(TM) Parallel Programming Environment (UIUC)


Multi-core & Parallelism B       
       * Radeon R600 Technology, a 2nd Generation Unified Shader Architecture (AMD)
       * Teraflop Prototype Processor with 80 Cores (Intel)
       * Design and Implementation of the TRIPS Prototype Chip (UT Austin)
       * The Tile Processor: Embedded Multicore for Networking and Digital Multimedia 
         (Tilera Corporation)  




Embedded and Video 
       * SH-X3: Flexible SuperH Multi-Core for High-Performance and Low-Power Embedded  
         Systems (Renesas) 
       * An Innovative HD Video and Digital Image Processor for Low-Cost Digital 
         Entertainment Products (Texas Instruments) 
       * Professional H.264/AVC CODEC Chip-Set for High-Quality HDTV Broadcast 
         Infrastructure and High-End Flexible CODEC Systems (NTT)  


Dinner


Panel: What's next beyond CMOS?
        Chair: Norm Jouppi (Hewlett Packard)
        Panelists:
          Mark Horowitz (Stanford University)
          John Kubiatowicz (UC Berkeley)
          Mike Mayberry (Intel)
          Ghavam Shahidi (IBM) 
          Stan Williams (Hewlett Packard)




      ------------------------------------------------
             Tuesday, August 21, 2007
      ------------------------------------------------   


Technology and Software Directions 


       * Multiterabit Switch Fabrics Enabled by Proximity Communication (Sun) Memory 
         Technology for Nano-Scale CMOS   (T-RAM Semiconductor) 
       * Raksha: A Flexible Architecture for Software Security (Stanford) 


Wireless 
       * A 4 Gbps Wireless Uncompressed 1080p-Capable HD A/V Transceiver using 60 GHz 
         (SiBeam)  
       * A 2x2 MIMO Baseband for High-Throughput Wireless Local-Area Networking (802.11n) 
         (Broadcom) 


Keynote 2:  
       *  Multicore and Beyond: Evolving the X86 Architecture 
          Phil Hester (CTO AMD)


Lunch


Networking 
       * A Packet Processing Chip Set (Cisco) 
       * Chesapeake: A 50Gbps Combined Network Processor and Traffic Manager 
         (Bay Microsystems)   
       * A System on a Chip with Integrated Accelerators (Intel) 
       * Focalpoint II, A Low-Latency, High Bandwidth Switch/Router Chip
         (Fulcrum Microsystems)   


Mobile PC Processors and Chipsets  
       * Advanced Power Management Features in Penryn - 45nm Next Generation Intel Core(TM)2 
         Duo Microarchitecture (Intel)  
       * Next Generation Mobile X86 Processor (AMD) 
       * nForce 680i and 680, NVIDIA's Next Generation Platform Processors 
         (NVIDIA)  


Big Iron 
       * VictoriaFalls - Scaling Highly-Threaded Processor Cores (Sun) 
       * The Next-Generation Mainframe Microprocessor (IBM) 


Special Presentation
       * "Wireless Broadband and Entrepreneurship in America" Reed Hundt
         (Frontline Wireless.  Former chair FCC)




This is a preliminary program; changes may occur.   For the most up-to-the-minute details 
on presentations and schedules,  and for registration information, please visit our web 
site where you can also check out HOT Interconnects (another HOT Symposium being held 
following HOT Chips): 


                 Website:        http://www.hotchips.org  
                  Email:          info2007@xxxxxxxxxxxx  




Registration: 


Early Registration:       June 1, 2007 to July 31, 2007 


                   Tutorials Only     Conference Only      Both 
ACM/IEEE Members      $100                  $295           $395 
Non-Members           $125                  $395           $520 
Student Members       $85                   $85            $170 
Student Non-Members   $90                   $110           $200 


Late Registration:       After July 31st, 2007  


                   Tutorials Only     Conference Only      Both 
ACM/IEEE Members      $175                  $475           $650 
Non-Members           $200                  $575           $775 
Student Members       $95                   $145           $240 
Student Non-Members   $100                  $150           $250 


Registration fees for Tutorials include a printed set of tutorial notes, 
continental breakfast, lunch, coffee break, and invitation to the evening 
Wine and Cheese Reception on Sunday, August 19, 2007.


Registration fees for the Conference include a flash drive containing a 
set of the conference proceedings (printed sets are available for 
purchase with advance registration), Monday night dinner, continental 
breakfasts, lunches and coffee breaks during the two days 
(August 20-21, 2007) of the conference. It also includes an invitation to 
the evening Wine and Cheese Reception on Sunday, August 19, 2007.


Organizing Committee:
       General Chair:          John Sell          Microsoft
       Vice Chair:             Don Draper         Rambus
       Finance:                Lily Jow           HP
       Publicity:              Kevin Krewell      NVIDIA
                               Gail Sachs         Telairity
       Advertising:            Don Draper         Rambus
       Sponsorship:            Amr Zaky           Broadcom
       Publications:           Gordon Garb        Sun
       Registration:           Ravi Rajamani      Oracle
                               Sujata Ramasubramanian  Intel
       Local Arrangements:     Lance Hammond      Apple
       Webmaster:              Alexis Cordova  


Steering Committee:    
           Don Alpert              Camelback Arch.
           Allen Baum              Intel
           Pradeep Dubey           Intel   
           Lily Jow                HP
           John Mashey             Techviser  
           Howard Sachs            Telairity
           Alan Jay Smith          UC Berkeley  


Program Committee Co-Chairs:
           Rajeevan Amirtharajah   UC Davis  
           John Mashey             Techviser


Program Committee:
           Forrest Baskett          NEA
           Dileep Bhandarkar        Microsoft
           Doug Burger              UT Austin  
           Christos Kozyrakis       Stanford
           Norm Jouppi              HP Labs
           John Montrym             NVIDIA 
           Chuck Moore              AMD
           Mitsuo Saito             Toshiba
           Alan Jay Smith           UC Berkeley
           Marc Tremblay            Sun Micro
           Jan-Willem van de Waerdt NXP Semiconductors
           Ralph Wittig             Xilinx


Founder:   Bob Stewart              SRE 


Hot Chips is A Symposium of the Technical Committee on Microprocessors
and Microcomputers of the IEEE Computer Society and the IEEE Solid
State Circuits Society

----------------------------------------------------------------------
----------------------------------------------------------------------

* ANCS 2007 Call for Papers: The 3rd ACM/IEEE Symposium on Architectures
  for Networking and Communications Systems

			   CALL FOR PAPERS

             The 3rd ACM/IEEE Symposium on Architectures
              for Networking and Communications Systems
 
                       http://www.ancsconf.org

                          December 3-4, 2007
                        Orlando, Florida, USA

Sponsored by:
ACM Special Interest Group on Computer Architecture (SIGARCH)
ACM Special Interest Group on Communications (SIGCOMM)
IEEE Computer Society Tech. Committee on Computer Architecture
IEEE Communications Society Tech. Committee on Computer Communications

IMPORTANT DATES

Paper registration and abstract:          July 16, 2007
Submission deadline:                      July 23, 2007
Author notification:                      September 26, 2007

CONFERENCE OVERVIEW

ANCS is a research conference that focuses on the architecture and
design of hardware and software for modern communication networks. The
combination of increasing network bandwidth and expanding
functionality pose continuing and growing challenges for system
designers. New technology elements, including network processors,
content addressable memories, configurable logic and special-purpose
components offer new opportunities for meeting these challenges, but
also raise a variety of new issues. ANCS focuses on networking and
communication in the broad sense, including novel architectures,
architectural support for advanced communications systems, algorithms
and protocols for advanced architectures, software and applications
for next-generation networking architectures, and methodology and
benchmarking for evaluating advanced communication architectures. Our
emphasis this year will be on hardware and software elements in the
context of systems that enable networks to evolve and scale.

Areas of interest include, but are not limited to:
* System design for future Network Architectures
* Network/communications processors
* Intelligent co-processors
* Router architectures
* Emerging Technologies (e.g., optical components, etc.)
* Switch fabrics/interconnection networks
* Link scheduling, processor/thread scheduling, switch scheduling
* Network adapters
* Application-specific networks (e.g., SAN, XML Switching)
* Programmable /extensible networks
* Secure communication
* Traffic management
* Packet classification
* Content inspection and filtering
* Energy-efficient designs

The PAPER DEADLINE for submissions is July 16, 2007 at 11:59PM PST
(US). ANCS will use double-blind reviewing, so submitted papers should
not include the authors' names. Paper registration and submission must
be done electronically through EDAS (edas.info). Registration,
including the abstract, must be completed no later than July 9, 2007
at 11:59PM PDT (US). All papers must be submitted in PDF format on
letter-size paper. Submissions must be viewable by Adobe Acrobat
Reader (version 5.0 or higher) and should not exceed 10 pages in
ACM/SIG conference paper format using 10 pt font. Submissions
exceeding the maximum limit will not be reviewed by the program
committee. Camera-ready versions of the accepted papers will be
required to use the ACM SIG format
(www.acm.org/sigs/pubs/proceed/template.html).

We encourage submissions containing original ideas. Like other
conferences, ANCS requires that papers not be submitted simultaneously
to any other conferences or publications; that submissions not be
previously published; and that accepted papers not be subsequently
published elsewhere.

Contact the program chairs with any questions at ancsTPC@xxxxxxxxxxxxxx

GENERAL CHAIR
Raj Yavatkar, Intel

PROGRAM CHAIRS
K. K. Ramakrishnan AT&T Labs Research
Dirk Grunwald, University of Colorado, Boulder

PROGRAM COMMITTEE
Dan Blumenthal, UC Santa Barbara
Gregory Byrd, NC State U. 
Srihari Cadambi, NEC Labs
Andrew Campbell, Dartmouth U
Fred Chong, UC Santa Barbara
Patrick Crowley, Washington U.
Will Eatherton, Cisco
Joel Emer, Intel
Kevin Fall, Intel
Manolis Katevenis, U. of Crete
T. V. Lakshman, Bell Labs
Kai Li, Princeton University
Ahmed Louri, Univ. of Arizona
Bill Mangione-Smith, Int. Ventures
Nick McKeown, Stanford Univ.
Robert Olsen, Cisco
Peter Onufryk, IDT
Vijay Pai, Purdue
Dhabaleswar Panda, Ohio State U.
Craig Partridge, BBN
Li-Shiuan Peh, Princeton Univ.
Rajeev Rastogi, Bell Labs
Dipankar Raychaudhuri, Rutgers
Scott Rixner, Rice University
Dimitrios Stiliadis, Bell Labs
Chuck Thacker, Microsoft
Jon Turner, Washington U.
Yin Zhang, UT Austin
M.Vachhranjani, Univ. of Colorado
Anujan Varma, UC Santa Cruz
Tilman Wolf, UMass Amherst 
John Wroclawski, ISI

STEERING COMMITTEE
Alan Berenbaum, SMSC
Laxmi Bhuyan, UC-Riverside
Patrick Crowley, Washington U.
Mark Franklin, Washington U.
Haldun Hadimioglu, Polytech. U.
Nick McKeown, Stanford Univ.
Peter Z. Onufryk, IDT
K. K. Ramakrishnan, AT&T Labs

----------------------------------------------------------------------
----------------------------------------------------------------------

* Grant Applications Deadline for SC07 Conference Broader Engagement Initiative

Don?t miss this opportunity to attend the SC07 Conference this November in Reno, Nevada! 
Applications are currently being accepted for the Broader Engagement Initiative, which seeks 
to broaden the engagement of individuals from groups that have traditionally been under-
represented in high performance computing. In addition to the complementary conference 
registration, grant recipients will be reimbursed for their SC expenses for lodging and 
transportation, up to an agreed upon amount. Applications are encouraged from those in all 
computing-related disciplines, including those with backgrounds in research, education, and 
industry. Primary consideration will be given to applicants from groups that have 
traditionally been under-represented in high performance computing, such as African-
Americans, Hispanics, Indigenous People, and women. Successful applicants will be notified 
of their acceptance by August 1. For more information, visit the BE Web site 
(http://sc07.supercomp.org/?pg=broadeng.html) or send email to be@xxxxxxxxxxxxxxxxxxxxxxxx

About SC07: SC07, sponsored by ACM and IEEE Computer Society, will showcase how high-
performance computing, networking, storage and analysis lead to advances in research, 
education and commerce. The conference includes technical and education programs, 
workshops, tutorials, an exhibit area, demonstrations and hands-on learning.  For more 
information, please visit http://sc07.supercomp.org/.

----------------------------------------------------------------------
----------------------------------------------------------------------

* PPoPP 2008 Call for Papers: 13th ACM SIGPLAN Symposium on Principles and 
  Practice of Parallel Programming

(Apologies if you receive multiple copies of this email)

13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 
PPoPP 2008 (http://www.ppopp.org)

Call for Papers
http://research.ihost.com/ppopp08/cfp.html

Call for Workshops and Tutorials 
http://research.ihost.com/ppopp08/cfwt.html

-------------------------------------------------------------------------------

13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 
			   PPoPP 2008
	     February 20-23, 2008, Salt Lake City, Utah
		      http://www.ppopp.org
		    (Co-located with HPCA-14)

Call for Papers

PPoPP is a forum for leading work on all aspects of parallel programming,
including foundational results, techniques, tools, and practical
experience. In the context of the symposium, "parallel programming" is
construed to encompass work on concurrent, multithreaded, multicore,
multiprocessor, and tightly-clustered systems, but typically not wide-area
distribution. Given the rise of multicore processors, PPoPP is particularly
interested in work that seeks to transition parallel programming into the
computing mainstream.

Specific topics of interest include (but are not limited to):
    * Parallel programming theory and models
    * Formal analysis and verification
    * Middleware for parallel systems
    * Parallel programming languages
    * Compilers and runtime systems
    * Automatic parallelization
    * Parallel libraries or application frameworks
    * Performance analysis, debugging, and optimization
    * Development, analysis, or management tools
    * Parallel algorithms
    * Parallel applications
    * Concurrent data structures
    * Synchronization and concurrency control
    * Software engineering for parallel programs
    * Fault tolerance for parallel systems
    * Software issues for multicore or multithreaded processors 

Papers should report on original research relevant to parallel programming,
and should contain enough background material to make them accessible to the
entire parallel programming research community. Papers describing experiences
should indicate how they illustrate general principles; papers about parallel
programming foundations should indicate how they relate to practice. Poster
submissions should meet similar criteria for originality and relevance, but
may present emerging ideas or results that are not yet sufficiently developed
for a full paper.

IMPORTANT DATES:

Abstract Submission:		August 13, 2007 (5pm Eastern Daylight Time)
Full Paper Submission:		August 20, 2007 (5pm Eastern Daylight Time)
Poster Submission:		August 20, 2007 (5pm Eastern Daylight Time; 
						 no separate abstract required)
Rebuttal Period:		October 3-5, 2007
Notification of Acceptance:	October 19, 2007
Workshop Submission:		November 30, 2007

INFORMATION FOR AUTHORS:

All submissions must be made electronically through the conference web
site. Abstracts must include contact information, the full list of authors
and their affiliations, and a description (100-400 words) of the anticipated
content of the paper.  

Full paper submissions must be in PDF format, viewable by Adobe Acrobat
Reader version 5.0 or higher, and formatted for US letter-size paper. They
must not exceed 10 pages (all inclusive) in standard ACM two-column
conference format (preprint mode, with page numbers). Over-length submissions
will be summarily discarded by the Program Chair.

Submissions will be judged on relevance, originality, significance, clarity,
and correctness.

Poster submissions must conform to the same format restrictions, but may not
exceed 2 pages in length. Paper submissions that are not accepted for regular
presentations will automatically be considered for posters; authors who do
not want their paper considered for the poster session should indicate this
in their abstract submission. Two-page summaries of posters will be included
in the conference proceedings.

The proceedings will be published by ACM Press. Authors of accepted papers
and posters will be required to sign the ACM copyright form. Instructions for
preparing papers for the proceedings will be emailed to authors of accepted
papers.

GENERAL CHAIR: Siddhartha Chatterjee, IBM Research

PROGRAM CHAIR: Michael L. Scott, Univ. of Rochester

PROGRAM COMMITTEE
Cristiana Amza, University of Toronto
Emery Berger, University of Massachussets
Greg Bronevetsky, Lawrence Livermore National Laboratory
Tim Harris, Microsoft
Liviu Iftode, Rutgers University
Vijay Karamcheti, New York University
Milo Martin, University of Pennsylvania
John Mellor-Crummey, Rice University
Maged Michael, IBM Research
Bratin Saha, Intel
Michael Scott, University of Rochester
Marc Shapiro, INRIA
Lauren Smith, U.S. Department of Defense
Nir Shavit, Sun, Tel Aviv University
Philippas Tsigas, Chalmers University
Jeff Vetter, Oak Ridge National Laboratory
Antonia Zhai, University of Minnessota
Yutao Zhong, George Mason University

-------------------------------------------------------------------------------

13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 
			   PPoPP 2008
	     February 20-23, 2008, Salt Lake City, Utah
		      http://www.ppopp.org
		    (Co-located with HPCA-14)

Call for Workshops and Tutorials

The ACM SIGPLAN Symposium on Principles and Practice of Parallel
Programming (PPoPP) 2008 is seeking proposals for workshops and
tutorials to accompany the conference. Workshops and tutorials will be
held on Saturday, February 23, 2008 and may be a half day or a full
day in length.

The deadline for workshop and tutorial proposals is October 10,
2007. Please send all proposals to the workshops/tutorials chair,
David Lowenthal, at dkl@xxxxxxxxxxx Please start the subject line with
PPoPP 2008:.

We encourage members of the community to consider submitting proposals
for workshops that bring together researchers and practitioners
working on research topics of significant current interest, as well as
workshops that bring together researchers and practitioners working in
particular areas.

Workshop proposals should include:

    * The workshop title
    * The organizers and their affiliations
    * A description of the workshop and/or a proposed call for participation
      or papers
    * The proposed length of the workshop (half day or full day; if half day, 
      planned length in hours)
    * If the workshop was previously held, the number of attendees at the last
      workshop and the number of presentations or papers given at the workshop.

Tutorial proposals should include:

    * The tutorial title
    * Organizers, presenters, and their affiliations
    * A description of the tutorial
    * The proposed length of the tutorial (half day or full day; if half day,
      planned length in hours)
    * If the tutorial has been given previously, the location, date, and 
      number of attendees at the last tutorial. 

[← Prev in Thread] Current Thread [Next in Thread→]
  • [Sigarch-members] SIGARCH-MSG: 1st July 2007 Digest of SIGARCH Messages, Doug Burger <=