This is the 3rd August 2007 Digest of SIGARCH Messages (sigarch-aug07c):
* IEEE Micro Top Picks Call for Papers: Special Issue of IEEE Micro Micro's Top Picks
from Computer Architecture Conferences Jan/Feb 2008
http://www.computer.org/portal/site/micro/menuitem.5b23ac137537a1b5084840898bcd45f3/index.jsp?&pName=micro_level1&path=micro/content/cfpjan-feb08&file=cfpjanfeb08.xml&xsl=article.xsl&;
Submitted by David Brooks <dbrooks@xxxxxxxxxxxxxxxx>
* Hot Chips 2007 Call for Participation
http://www.hotchips.org
Submitted by Don Draper <ddraper@xxxxxxxxxx>
* ACM JETC CAll for Papers: ACM Journal on Emerging Technologies in Computing Systems
http://mc.manuscriptcentral.com/acm
Submitted by Yuan Xie <yuanxie@xxxxxxxxxxx>
* I2TS2007 Call for Papers: 6th International Information and Telecommunication
Technologies Symposium
http://www.ucb.br/i2ts/2007
Submitted by Eduardo Lobo <eduardo_lobo@xxxxxxxxx>
--Doug Burger
SIGARCH Information Director
infodir_SIGARCH@xxxxxxx
* Archive: http://lists.cs.wisc.edu/archive/sigarch-members/
* Web pages: http://www.cs.wisc.edu/~arch/www/, http://www.acm.org/sigarch/
* To remove yourself from the SIGARCH mailing list:
mail listserv@xxxxxxx with message body: unsubscribe SIGARCH-MEMBERS
-----------------------------------------------------------------
Doug Burger Office: 3.432 ACES
Associate Professor Phone: 512-471-9795
Department of Computer Sciences Assistant: 512-232-7460
The University of Texas at Austin Fax: 512-232-1413
1 University Station, #C0500 E-mail: dburger@xxxxxxxxxxxxx
Austin, TX 78712-1188 USA www.cs.utexas.edu/users/dburger
----------------------------------------------------------------------
----------------------------------------------------------------------
* IEEE Micro Top Picks Call For Papers: Special Issue of IEEE Micro Micro's Top Picks
from Computer Architecture Conferences Jan/Feb 2008
Call For Papers
Special Issue of IEEE Micro Micro's Top Picks from Computer Architecture
Conferences Jan/Feb 2008
IEEE Micro will publish its yearly Special Issue of Micro?s Top Picks
from Computer Architecture Conferences in its Jan/Feb 2008 issue. This
issue collects some of this year?s most significant research
publications in computer architecture based on *novelty and industry
relevance*. Industry relevance is understood as the potential to impact
the computer industry in either the short or the long term.
*Eligibility*
Any computer architecture paper published in the top conferences of 2007
(including Micro-2007) is eligible.
*Key Dates*
Submission Deadline: Monday, 24 September 2007, 5:00 p.m. US EST (no
extensions allowed).
Author Notification: 24 October 2007.
Final Manuscripts Due: 12 November 2007 (no extensions allowed).
Publication of Special Issue: Jan/Feb 2008. Authors will receive a
certificate in recognition of their selection for Micro?s Top Picks.
*Format*
To simplify reviewing, there is a *mandatory format* for the
submissions. Please submit a three-page, 10-point, double-column
document. The first two pages should summarize the paper. The third page
should explain why the work is of relevance and importance to architects
and designers of current or future-generation microprocessors or
computing systems.
Submissions that exceed the 3-page limit will not be reviewed.
The document should contain the names of the authors. In a footnote, it
should contain the title of the original conference paper, with the full
name of the conference, page numbers, and date of publication. *Please
also include a web address where the conference paper is posted.*
*Organizing Committee*
Steering Committee Chair: Pradip Bose, IBM T.J. Watson Research Center
(pbose@xxxxxxxxxx <mailto:pbose@xxxxxxxxxx>)
Technical Program Committee Co-Chairs: Sarita Adve (UIUC), David Brooks
(Harvard), Craig Zilles (UIUC).
http://www.computer.org/portal/site/micro/menuitem.5b23ac137537a1b5084840898bcd45f3/
index.jsp?&pName=micro_level1&path=micro/content/cfpjan-feb08&file=cfpjanfeb08.xml&xsl
=article.xsl&
----------------------------------------------------------------------
----------------------------------------------------------------------
* Hot Chips 2007
HOT Chips 19 ADVANCE PROGRAM
A Symposium on High-Performance Chips
August 19-21, 2006, Memorial Auditorium,
Stanford University, Palo Alto, California
HOT Chips brings together designers and architects of high-performance
chips, software, and systems. Presentations focus on up-to-the-minute
real developments. This symposium is the primary forum for engineers and
researchers to highlight their leading-edge designs. Three full days of
tutorials and technical sessions will keep you on top of the industry.
See http://www.hotchips.org for registration information, local
arrangements, location, etc.
------------------------------------------------
Sunday, August 19, 2007
------------------------------------------------
Morning Tutorial:
Approaches to System Design for the Working Engineer
Part 1 ASICs and ASSPs - David Witt (Texas Instruments)
Part 2 FPGAs, from Glue Logic to Systems Components: Twenty Years of FPGA Evolution
- Peter Alfke (Xilinx)
Part 3 Exploiting Chip-Level Processor Heterogeneity through Fine-Grained Reconfigurable
Interactions
- Shephard Siegel (Mercury Computer Systems)
Lunch
Afternoon Tutorial
Enterprise Power and Cooling: A Chip-to-Data Center Perspective
Chandrakant Patel (HP Labs)
Parthasarathy Ranganathan (HP Labs)
Part I: Background
Part II: Cooling: A Chip-core to Cooling-Tower Perspective
Part III: Power: From Chips to Data Centers
Part IV: Case Study and Future Directions
------------------------------------------------
Monday, August 20, 2007
------------------------------------------------
Opening Remarks
IBM Power6
* Fault-Tolerant Design of the IBM POWER6 Microprocessor (IBM)
* System Performance Scaling of IBM POWER6 Based Servers (IBM)
* The Third Generation of IBM's Elastic Interface (EI-3) Implementation on
POWER6(TM) (IBM)
Keynote 1: Vernor Vinge, computer scientist and science fiction writer who has novelized
potential interactions between machines and humans, author of True Names and
Rainbows End.
Lunch
Multi-core & Parallelism A
* NVIDIA GeForce 8800 GPU (NVIDIA)
* The NVIDIA GPU Parallel Computing Architecture (NVIDIA)
* Performance Insights of Executing Non-Graphics Applications on the NVIDIA
GeForce 8800(TM) and the CUDA(TM) Parallel Programming Environment (UIUC)
Multi-core & Parallelism B
* Radeon R600 Technology, a 2nd Generation Unified Shader Architecture (AMD)
* Teraflop Prototype Processor with 80 Cores (Intel)
* Design and Implementation of the TRIPS Prototype Chip (UT Austin)
* The Tile Processor: Embedded Multicore for Networking and Digital Multimedia
(Tilera Corporation)
Embedded and Video
* SH-X3: Flexible SuperH Multi-Core for High-Performance and Low-Power Embedded
Systems (Renesas)
* An Innovative HD Video and Digital Image Processor for Low-Cost Digital
Entertainment Products (Texas Instruments)
* Professional H.264/AVC CODEC Chip-Set for High-Quality HDTV Broadcast
Infrastructure and High-End Flexible CODEC Systems (NTT)
Dinner
Panel: What's next beyond CMOS?
Chair: Norm Jouppi (Hewlett Packard)
Panelists:
Mark Horowitz (Stanford University)
John Kubiatowicz (UC Berkeley)
Mike Mayberry (Intel)
Ghavam Shahidi (IBM)
Stan Williams (Hewlett Packard)
------------------------------------------------
Tuesday, August 21, 2007
------------------------------------------------
Technology and Software Directions
* Multiterabit Switch Fabrics Enabled by Proximity Communication (Sun) Memory
Technology for Nano-Scale CMOS (T-RAM Semiconductor)
* Raksha: A Flexible Architecture for Software Security (Stanford)
Wireless
* A 4 Gbps Wireless Uncompressed 1080p-Capable HD A/V Transceiver using 60 GHz
(SiBeam)
* A 2x2 MIMO Baseband for High-Throughput Wireless Local-Area Networking (802.11n)
(Broadcom)
Keynote 2:
* Multicore and Beyond: Evolving the X86 Architecture
Phil Hester (CTO AMD)
Lunch
Networking
* A Packet Processing Chip Set (Cisco)
* Chesapeake: A 50Gbps Combined Network Processor and Traffic Manager
(Bay Microsystems)
* A System on a Chip with Integrated Accelerators (Intel)
* Focalpoint II, A Low-Latency, High Bandwidth Switch/Router Chip
(Fulcrum Microsystems)
Mobile PC Processors and Chipsets
* Advanced Power Management Features in Penryn - 45nm Next Generation Intel Core(TM)2
Duo Microarchitecture (Intel)
* Next Generation Mobile X86 Processor (AMD)
* nForce 680i and 680, NVIDIA's Next Generation Platform Processors
(NVIDIA)
Big Iron
* VictoriaFalls - Scaling Highly-Threaded Processor Cores (Sun)
* The Next-Generation Mainframe Microprocessor (IBM)
Special Presentation
* "Wireless Broadband and Entrepreneurship in America" Reed Hundt
(Frontline Wireless. Former chair FCC)
This is a preliminary program; changes may occur. For the most up-to-the-minute details
on presentations and schedules, and for registration information, please visit our web
site where you can also check out HOT Interconnects (another HOT Symposium being held
following HOT Chips):
Website: http://www.hotchips.org
Email: info2007@xxxxxxxxxxxx
Registration:
Early Registration: June 1, 2007 to July 31, 2007
Tutorials Only Conference Only Both
ACM/IEEE Members $100 $295 $395
Non-Members $125 $395 $520
Student Members $85 $85 $170
Student Non-Members $90 $110 $200
Late Registration: After July 31st, 2007
Tutorials Only Conference Only Both
ACM/IEEE Members $175 $475 $650
Non-Members $200 $575 $775
Student Members $95 $145 $240
Student Non-Members $100 $150 $250
Registration fees for Tutorials include a printed set of tutorial notes,
continental breakfast, lunch, coffee break, and invitation to the evening
Wine and Cheese Reception on Sunday, August 19, 2007.
Registration fees for the Conference include a flash drive containing a
set of the conference proceedings (printed sets are available for
purchase with advance registration), Monday night dinner, continental
breakfasts, lunches and coffee breaks during the two days
(August 20-21, 2007) of the conference. It also includes an invitation to
the evening Wine and Cheese Reception on Sunday, August 19, 2007.
Organizing Committee:
General Chair: John Sell Microsoft
Vice Chair: Don Draper Rambus
Finance: Lily Jow HP
Publicity: Kevin Krewell NVIDIA
Gail Sachs Telairity
Advertising: Don Draper Rambus
Sponsorship: Amr Zaky Broadcom
Publications: Gordon Garb Sun
Registration: Ravi Rajamani Oracle
Sujata Ramasubramanian Intel
Local Arrangements: Lance Hammond Apple
Webmaster: Alexis Cordova
Steering Committee:
Don Alpert Camelback Arch.
Allen Baum Intel
Pradeep Dubey Intel
Lily Jow HP
John Mashey Techviser
Howard Sachs Telairity
Alan Jay Smith UC Berkeley
Program Committee Co-Chairs:
Rajeevan Amirtharajah UC Davis
John Mashey Techviser
Program Committee:
Forrest Baskett NEA
Dileep Bhandarkar Microsoft
Doug Burger UT Austin
Christos Kozyrakis Stanford
Norm Jouppi HP Labs
John Montrym NVIDIA
Chuck Moore AMD
Mitsuo Saito Toshiba
Alan Jay Smith UC Berkeley
Marc Tremblay Sun Micro
Jan-Willem van de Waerdt NXP Semiconductors
Ralph Wittig Xilinx
Founder: Bob Stewart SRE
Hot Chips is A Symposium of the Technical Committee on Microprocessors
and Microcomputers of the IEEE Computer Society and the IEEE Solid
State Circuits Society
----------------------------------------------------------------------
----------------------------------------------------------------------
* ACM JETC CAll for Papers: ACM Journal on Emerging Technologies in Computing Systems
*ACM Journal on Emerging Technologies in Computing Systems*
CALL FOR PAPERS
Special Issue on Three-dimensional Integrated Circuits and Microarchitectures DEADLINE 11/15/2007
We are pleased to announce a call for papers for a special issue of ACM
Journal on Emerging Technologies in Computing Systems on 3D ICs and
Microarchitectures. The submission may be based on works that were
previously published in refereed conferences, however, the submission
should contain at least 30% new material, and the authors should state
clearly how the submission differs from and/or expands on the workshop
or conference paper.
Please submit your paper to http://mc.manuscriptcentral.com/acm in the
JETC section. Please specify "SPECIAL ISSUE ON 3D ICs and
Microarchitectures" on your cover page and in the notes section of the
Web site submission form.
Important Dates
Submission Deadline: 11/15/07
Acceptance Notice: 3/30/08
Final Manuscript Due: 5/31/08
Guest Editors
Yuan Xie
Pennsylvania State University
yuanxie@xxxxxxxxxxx
Jason Cong
University of California at Los Angeles
cong@xxxxxxxxxxx
Paul D. Franzon
North Carolina State University
paulf@xxxxxxxx
----------------------------------------------------------------------
----------------------------------------------------------------------
* I2TS2007 Call for Papers: 6th International Information and Telecommunication
Technologies Symposium
Call for Papers
I2TS'2007 - 6th International Information and Telecommunication Technologies Symposium
Brasília, DF, Brazil, December 12-14, 2007
http://www.ucb.br/i2ts/2007
The International Information and Telecommunication Technologies Symposium (I2TS'2007)
to be held at Brasilia City, in the west-center region of Brazil, serves as an
international forum for people from academia, industry and research labs, for presenting
recent results in information and telecommunication technologies research and applications.
I2TS'2007 includes Technical Sessions (full papers, short papers), Tool Session, Lecture
Session, Poster Session, Tutorials and short-coursers. Best papers will be invited to submit
extended version to IEEE-R9 LatinAmerica and RESI magazines.
GENERAL CO-CHAIRS
Azzedine Boukerche - University of Ottawa - Canada
Antonio Alfredo F. Loureiro - UFMG - Brazil
PROGRAM CO-CHAIRS
Alba Cristina Magalhães Alves Melo - UnB - Brazil
Paulo Roberto de Lira Gondim - UnB - Brazil
TECHNICAL PROGRAM COMMITTEE
Abbas, Claudia Barenco - UnB - Brazil
Anquetil, Nicolas Pierre Francois - Catholic University of Brasilia, Brazil
Araujo, Regina Borges - UFSCar - Brazil
Benyoucef, Morad - University of Ottawa - Canada
Boukerche, Azzedine - University of Ottawa - Canada
Brasil, Lourdes Mattos - Catholic University of Brasilia, Brazil
Camargo, João Batista - USP - Brazil
Castro, Julio Cesar Hernández - Universidad Carlos III - Spain
Ferneda, Edílson - Catholic University of Brasilia, Brazil
Fileto, Renato - UFSC/INE - Brazil
Filho, Bartolomeu Uchoa - UFSC/EEL, Brazil
Frohlich, Antonio Augusto Medeiros - UFSC/INE - Brazil
Guardia, Hélio Crestana - UFSCar - Brazil
Jardini, José Antonio - USP - Brazil
Karatza, Helen - University of Thessaloniki - Greece
Loureiro, Antônio Alfredo Ferreira - UFMG - Brazil
Martinez, Jeimy José Cano - Uniandes - Colômbia
Mateus, Geraldo Robson - UFMG - Brazil
Mello, Rodrigo Fernandes - USP - Brazil
Min, Geyong - University of Bradford - UK
Moreira, Edson dos Santos - USP - Brazil
Narasimhan, Lakshmi - University of Newcastle - Australia
Notare, Mirela Sechi Moretti Annoni - Barddal University - Brazil
Oliveira, Ruy - CEFET-MT - Brazil
Paris, Jehan-François - University of Houston - USA
Puttini, Ricardo Staciarini - UnB - Brazil
Ralha, Celia Ghedini - UnB - Brazil
Sklavos, Nicolas - Technological Educational Institute of Messolonghi - Greece
Silva, Jorge Sá - DEI/UC - Portugal
Siqueira, Frank Augusto - UFSC - Brazil
Sobral, João Bosco Mangueira - UFSC - Brazil
Trevelin, Luis Carlos - UFSCar - Brazil
Villalba, Luis Javier García - Universidad Complutense de Madrid - Spain
Walter, Maria Emilia Machado Telles - UnB - Brazil
Wangham, Michelle - Barddal - Brazil
Weigang, Li - UnB - Brazil
Zomaya, Albert - University of Sydney ? Austrália
SUBMISSION GUIDELINES
Authors are encouraged to submit both theoretical or practical results of
significance. Demonstration of new tools/applications are welcome.
Relevant topics include, but are not limited to:
TELECOMMUNICATION AND WIRELESS NETWORKS
- Wireless Sensor Networks
- Mobile Ad Hoc Networks - MANETs
- Wireless Multimedia
- Telecommunication Technology
- Optical Networks and Switching
- Wireless WANs, LANs and PANs (Personal Area Networks)
- Quality of Service
- Mobile wireless network Planning, Management, Control and Monitoring
- Security and Privacy
- Applications and Case Studies
COMPUTER NETWORKS, REAL TIME AND DISTRIBUTED SYSTEMS
- Real-Time and Multimedia Systems
- Parallel and Distributed Systems
- Distributed and Mobile Computing
- Distributed Algorithms and Architectures
- Distributed Operating Systems
- Distributed Data Management
- Computer Networks
- P2P and Overlay networks
- Quality of Service
- Network Planning, Management, Control and Monitoring
- Security and Privacy
- Applications and Case Studies
DISTRIBUTED SIMULATIONS, UBIQUITOUS COMPUTING AND INFORMATION TECHNOLOGY
- Large Scale Distributed Interactive Simulation
- Ubiquitous Computing (architectures, systems, human-computer interaction,
context aware computing)
- Web-Based Systems (architectures, programming models, tools etc)
- Semantic web and ontologies
- Embedded Systems
- Criminal in the Internet and Electronic Justice
- Tools for Computational Forensic
- Collaborative Virtual Environments (synchronization, extensibility, persistency,
interoperability, scalability, adaptability, security)
- Applications and Case Studies
Authors of regular papers should submit the papers to JEMS (earlier
brazilian EDAS) at https://submissoes.sbc.org.br/i2ts2007.
The papers (full and short) should be submitted in electronic form (PDF
only).
Full papers should be written in English (or in Portuguese) and should not exceed
8 pages (see 'Instruction for Authors in the web page).
For researches in progress, short papers can be submitted and should not exceed 4 pages.
The English papers will be published in hard copy; and the full proceedings (with papers
in Portuguese) will be published in CD-ROM (both with the same ISBN number).
TOOL SESSIONS, POSTER SESSIONS
Authors are encouraged to submit papers describing tools suitable for
on-line demonstration. Standard microcomputers will be available for tool
sessions.
The tool papers (extended abstracts - 2 pages) and poster presentations
(as an example, to follow the banner template to be provided in the home
page of the event)
will undergo a regular review process and will be published in the
conference proceedings
in a dedicated tool and poster sessions, respectively.
LECTURES, TUTORIALS AND SHORT-COURSES
Proposals for one-hour (lectures), half-day (tutorial) and half-day or
full-day short-courses are solicited on timely topics related to the above
areas. The proposal must include description and biographies.
IMPORTANT DATES
Deadline submissions - September 23, 2007
Notification - October 31, 2007
Camera Ready - November 15, 2007
Event - December 12-14, 2007
ORGANIZED BY
UCB - Catholic University of Brasília
UnB - University of Brasília
UFSC - Federal University of Santa Catarina
BARDDAL - Barddal University
I2TS'2007 - 6th International Information and Telecommunication Technologies Symposium
Brasília, DF, Brazil, December 12-14, 2007
|
![[Computer Systems Lab]](https://www-auth.cs.wisc.edu/pics/csl_logo.gif){kind=logo}